PREDICTION OF TIMES-TO-FAILURE OF SEMICONDUCTOR CHIPS USING VMIN DATA

Authors

  • Heejung Lee Hanyang University
  • Dong-Hee Lee Hanyang University

DOI:

https://doi.org/10.23055/ijietap.2019.26.1.3574

Keywords:

accelerated life testing, times-to-failure, semiconductor

Abstract

Accelerated Life Testing (ALT) aims at predicting times-to-failure under normal operating condition. The prediction requires times-to-failure data under ALT operation conditions, however, it is difficult to obtain the times-to-failure data of semiconductor chips when only few failures occur. In this regard, we attempt to predict times-to-failure of semiconductor chips by using Vmin data. Since Vmin are measured for all of tested chips regardless of failure, we can predict times-to-failure for all of the chips. The proposed method is more informative and robust than the traditional life data approach in that all of the tested semiconductor chips participate in the life prediction process

Author Biographies

Heejung Lee, Hanyang University

College of Interdisciplinary Industrial Studies

Dong-Hee Lee, Hanyang University

College of Interdisciplinary Industrial Studies

Published

2019-03-23

How to Cite

Lee, H., & Lee, D.-H. (2019). PREDICTION OF TIMES-TO-FAILURE OF SEMICONDUCTOR CHIPS USING VMIN DATA. International Journal of Industrial Engineering: Theory, Applications and Practice, 26(1). https://doi.org/10.23055/ijietap.2019.26.1.3574

Issue

Section

2016 Asia-Pacific International Symposium on Advanced Reliability and Maintenance Modeling